

N D Q
CH₃Ω,⁴ Fully Protected
Autootive Low side Watch
Datasheet EN

INDEX

PIN CONFIGURATION AND PIN NAMING	3
BLOCK DIAGRAM	3
ABOUT MAXIMUMS	4
DRAWING	4
HEMAL INFORMATION	4
SPECIFICATION	5
6.1. ELECTRICAL CHARACTERISTICS	5
6.2. TYPICAL PERFORMANCE CHARACTERISTICS	6
6.2.1. True table	6
6.2.2. Switching characteristics	6
PROTECTION	7
7.1. CURRENTLIMITATION	7
7.2. THERMAL SHUTDOWN AND THERMAL SWING	7
APPLICATION INFORMATION	7
8.1. MCU1 / PROTECTION	8
8.2. THE VALUE OF STATUS PULLS UP RESISTOR	8
PACKAGE INFORMATION	9
9.1. SO-8 PACKAGE INFORMATION	9
9.2. SO-8 PACKAGING INFORMATION	10
ORDERING INFORMATION	11
EIIONHIOY	11

Pin Configuration and Functions




Figure 1.1 NSD12409-Q1 Pinout

Table 1.1 SO-8 Pin Configuration and Description

PIN NO	YMBOL	FUNCTION
1,3	VDD1,2/ I N1,2	Voltage controlled input pin with hysteresis, CMOS compatible. They control output switch state
2,4	STATUS1,2	Open drain digital diagnostic pin
8,6	DRAI N1,2	PowerMOS drain
7,5	SOURCE1,2	PowerMOS source and ground reference for the control section

Block diagram




Figure 2.1 NSD12409-Q1 Block diagram

Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit
Drain-Source Voltage	V_{DS}			Internally clamped	V
DC Drain Current	I_D			Thermal limited	A
VDD / INPUT Pin Current	I_N	-1		10	mA
STATUS Pin Current	I_{STAT}	-1		10	mA
Junction Temperature	T_J	-40		150	°C
Storage Temperature	T_{stg}	-55		150	°C
Single pulse avalanche energy ($L = 3 \text{ mH}$; $T = 150^\circ \text{C}$; $R_L = 0$; $i_{UT} = I_{lim}$)	E_{AS}			50	mJ

Electrostatic Discharge

Parameters	Symbol	Value	Unit
V(ESD) Electrostatic discharge	Human-body model, per AEC-Q100-002-RevD, $V_{ESD-HBM}$	± 4000	V
	Charged-device model, per AEC-Q100-011-RevB, $V_{ESD-CDM}$	± 750	V

Other Information

Parameters	Symbol	0	Unit

pec f cat ons**E lectr ca lCharacter st cs**

(VDD = VI N= 4.5 V to 5.5 V; T = 25° C to 150° C. Unless otherwise noted.)

Para meters	y bol Mn	yp	Max v nt	Co ents
Power MO FE				
ON-state resistance	R _{ON}	90		mΩ I _D = 1.6 A; T = 25° C; V _{DD} = V _N = 5 V
		180	mΩ	I _D = 1.6 A; T = 150° C; V _{DD} = V _N = 5 V
Drain-source clamp voltage	V _{CLAMP}	46	48	5.6 V V _N = 0 V, b = 1.6 A
Drain-source clamp threshold voltage	V _{CLTH}	40		V V _N = 0 V, b = 2 mA
OFF -state output current	I _{SS}	0	3	μA V _N = 0 V; V _S = 13 V; T = 25° C
		0	5	μA V _N = 0 V; V _S = 13 V; T = 125° C
Body diode forward voltage	V _{BD}		0.8	V I _D = 1.6 A; V = 0 V
Input sect on				
Supply current from input pin	I _{IS}		25	65 μA ON-state; V _D = V _N = 5 V; V _S = 0 V
Input clamp voltage	V _{CL}	5.5	8	V I _{CL} = 1 mA
		-0.7		I _{CL} = -1 mA
Input threshold voltage	V _{NTH}	1	3.5	V V _S = V _N ; b = 1 mA
Status nd cator				
Status low output voltage	V _{STAT}		0.5	V I _{STAT} = 1 mA
Status leakage current	I _{STAT}		10	μA V _{STAT} = 5 V
Status pin input capacitance	C _{STAT}		100	pF V _{STAT} = 5 V
Status clamp voltage	V _{STCL}	5.5	8	V I _{STAT} = 1 mA
		-0.7		I _{STAT} = -1 mA
W tch ng character st cs				
Turn-on delay time	t _{d(ON)}		6	μs R _L = 8.2 Ω, V _{CC} = 13 V
Turn-off delay time	t _{d(OFF)}		11	μs R _L = 8.2 Ω, V _{CC} = 13 V
Rise time	t _r		5.7	μs R _L = 8.2 Ω, V _{CC} = 13 V
Fall time	t _f		4.5	μs R _L = 8.2 Ω, V _{CC} = 13 V
Switching energy losses at turn-on	W _{ON}		17	μJ R _L = 8.2 Ω, V _{CC} = 13 V

Parameters	y bol	M n	yp	Max v n t	Co ents
Switching energy losses at turn-off	W_{OFF}		38		μJ
Protection and diagnosis					
DC short-circuit current	I_{lim}	5.5	8	10.5	A
Shutdown temperature	T_{TSD}	150	175	200	$^{\circ}C$
Reset temperature	T_R	$T_{RS} + 1$	$T_{RS} + 5$		$^{\circ}C$
Thermal reset of STATUS	T_S	135			$^{\circ}C$
Thermal hysteresis ($T_{TSD} - T_R$)	T_{HYST}		7		$^{\circ}C$
Dynamic temperature	ΔT_J		40		K
Dynamic temperature hysteresis	$\Delta T_J (HYS)$		15		K

Typical Performance Characteristics

True table

Conditions	Input	Dra n	tatus
Normal operation	L	H	H
	H	L	H
Current limitation	L	H	H
	H	X	H
Over-temperature limitation	L	H	H
	H	H	L
VDD under-voltage	L	H	X
	H	H	X

Switching characteristics




Figure 6.2.2 NSD12409-Q1 Switching Characteristics

Protect ons

Current Limitation

NSD12409-Q1 has current limitation to protect the silicon and bonding wire in case of overload or short circuit to battery.

Thermal Shutdown and Thermal Switching

This device has both absolute and dynamic temperature protection. There are two thermal sensors on the controller and the MOSFET, the one on the MOSFET is the hottest and another one on the controller is the coldest. The absolute temperature protection is to shut down the MOSFET when the hottest junction temperature exceeds the T_{SD} , and the dynamic temperature protection is also to shut down the MOSFET when the temperature difference between the hottest and the coldest exceeds ΔT_J .

Application for Protection




Figure 8.1 NSD12409-Q1SPR application schematic

MCU I/O protection

NSD12409 has Zener diodes inside for ESD protection and the intrinsic NPN parasitic bipolar, so that resistors for protection are necessary in series with the digital inputs to limit the current to protect MCU I / Os during transient and reverse battery conditions.

The value of resistors for protection can be calculated by the formula as shown below:

$$\frac{0.7}{I_{latchup}} \leq R_{prot} \leq \frac{V_{MCU_OUT} - V_{IH}}{I_{IHmax}}$$

Where $I_{latchup}$ is the MCU I / O latch up current, V_{MCU_OUT} is the output voltage of MCU I / O, V_H is the High-level input voltage of NSD12409, I_{IH} is the High-level input current.

Let: $I_{latchup} \geq 20mA$; $V_{MCU_OUT} \geq 4.5V$, so $3.5\Omega \leq R_{prot} \leq 15k\Omega$, the recommended value is $1k\Omega$.

The value of a pull-up resistor

Because the STAT US pin is open drain output, a pullup resistor is needed to fix the high voltage during normal operation. When the fault occurs, the voltage level of STAT US is pulled down by the internal MOSFET on. The value of pull up resistor can be calculated by the formula as shown below:


$$\left(\frac{V_{pull-up}}{V_{OL}} - 1 \right) \cdot R_{on} < R_{pull-up} < \frac{V_{pull-up} - V_{OH}}{I_{leak}}$$




Where $V_{pull-up}$ is the minimum of pull-up supply, V_{OL} is the maximum of MCU logic low, R_{on} is the on resistance of the MOSFET of STAT US pin, V_H is the minimum of MCU logic high, I_{leak} is the maximum leakage current of STAT US pin.

Let: $V_{pull-up} = 4.5V$; $R_{on} = V_{STAT}/I_{STAT} = 500\Omega$, $V_{OL} = 0.9V$; $V_H = 2.1V$; $I_{leak} = 10\mu A$, so $2k\Omega \leq R_{pullup} \leq 240k\Omega$.

Package Information

Outline Drawing



O pac_kag ng nfor at on

Ordering Information

Part Number	Package	M L	PQ
NSD12409-Q1SPR	SO-8	3	25 00

IMPO AN NO ICE

The information given in this document (the “ Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’ s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’ s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “ AS IS” basis, and intended only for skilled developers designing with NOVOSENSE’ products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’ s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosens.com) .

uzhou NOSENSE Electronic Co.,Ltd