



N D Q CH, Ω, Fully Protected Autootive Low-side Watch Datasheet EN

Product Overview

NSD11416-Q1 is a 160mΩ low-side switch with 48V clamp voltage for automotive applications. It's designed for driving resistive or inductive loads with one side connected to the battery. Internal 48V clamp circuit protects device from surge energy when fast demagnetization at turn-off.

With internal output current limitation, the device is protected in overload condition. Built-in thermal shutdown protects the chip from over-temperature and short-circuit. A thermal swing mechanism is built to limit dissipated power to decelerate power accumulation. Thermal shutdown, with automatic restart, allows the devices to recover normal operation as soon as a fault condition disappears.

An internal diagnose function is built to indicate any faults when thermal shutdown and short circuit to ground conditions through an open-drain status output pin. This device operates in ambient temperatures from -40°C to 125°C.

Applications

- Automotive Relays
- Valves
- Solenoid drivers
- Lighting

Device Information

Part Number	Package	Body size
NSD11416-Q1SPR	SO-8	4.9 mm x 3.9 mm
NSD11416-Q1STBR	SOT 223	6.48mm x 3.38mm

Key Features

- AEC-Q100 (Grade 1) qualified for automotive application
- Drain current limitation: 2.5A
- 48V overvoltage clamp
- Thermal shutdown protection
- Thermal swing protection
- Fault diagnostic block
 - Thermal shutdown diagnosis
 - Short circuit to ground diagnosis
- Very low standby current
- Very low electromagnetic susceptibility
- ESD protection
- RoHS & REACH Compliance

Typical Application




Figure 0.1 NSD11416-Q1 Typical Application

INDEX

PIN CONFIGURATION AND PIN NAMING	3
BLOCK DIAGRAM	4
ABOUT MAXIMUMS	5
DRAWING	5
HEMAL INFORMATION	5
SPECIFICATION	6
6.1. ELECTRICAL CHARACTERISTICS	6
6.2. TYPICAL PERFORMANCE CHARACTERISTICS	8
6.2.1. True table	8
6.2.2. Switching characteristics	8
PROTECTION	8
7.1. CURRENT LIMITATION	8
7.2. THERMAL SHUTDOWN AND THERMAL SWING	8
APPLICATION INFORMATION	9
8.1. MCU I / PROTECTION	10
8.2. THE VALUE OF STATUS PULLS UP RESET	10
PACKAGE INFORMATION	11
9.1. SO-8 PACKAGE INFORMATION	11
9.2. SOT223 PACKAGE INFORMATION	11
PACKAGING INFORMATION	12
10.1. SO-8 PACKAGING INFORMATION	12
10.2. SOT223 PACKAGING INFORMATION	13
DOCUMENTATION HISTORY	14
Edition history	14


B bc_x d agra

Figure 2.1 NSD11416-Q1SPR(SO-8) Block diagram




Figure 2.2 NSD11416- Q1STBR (SOT223) Block diagram

Absolute Maximum Ratings

Parameters	Symbole	Mn	yp	Max	unt
Drain-to-Source Voltage	V_{DS}			Internally clamped	V
DC Drain Current	I_D			Thermal limited	A
VDD Pin Current	I_{VDD}	-1		10	mA
I INPUT Pin Current	I_N	-1		10	mA
STATUS Pin Current	I_{STAT}	-1		10	mA
Junction Temperature	T_J	-40		150	°C
Storage Temperature	T_{stg}	-55		150	°C
Single pulse avalanche energy ($L = 30\text{mH}$; $T = 150^\circ\text{C}$; $R_O = 2.2\Omega$)	E_{AS}			37	mJ

Electrical Ratings

Parameters	Symbole	Value	unt
V(ESD) Electrostatic discharge	Human-body model, per AEC-Q100-002-RevD, $V_{ESD-HBM}$	±4000	V
	Charged-device model, per AEC-Q100-011-RevB, $V_{ESD-CDM}$	±750	V

Thermal Information

Parameters	Symbole	O	O	unt
Junction-to-ambient Thermal Resistance	θ_A	96.3	76.3	°C/ W
Junction-to-top characterization parameter	Ψ_T	8.75	7.5	°C/ W
Junction-to-case (top) thermal resistance	$\theta_{JC(\text{top})}$	49.3	46.9	°C/ W

The thermal data is based on the JEDEC standard high-K profile, JESD 51-7, four layers board.

pec f cat ons**E lectr ca lCharacter st cs**($V_D = V_N = 4.5$ V to 5.5 V, $T = -40^\circ$ C to 150° C. Unless otherwise noted.)

Para meters	sy bol	M n	yp	Max v nt	Co ents
Power MO FE					
Operating supply voltage	V_S	3.5	5	5.5	V
ON-state resistance	R_{ON}		160		$m\Omega$
				320	$m\Omega$
Drain-source clamp voltage	V_{CLAMP}	46	48	56	V
Drain-source clamp threshold voltage	V_{CLTH}	40			V
OFF-state output current	I_{SS}	0		3	μA
		0		5	μA
Body diode forward voltage	V_{BD}		0.8		V
Input sect on O package on ly					
Supply current from input pin	I_{IS}		30	65	μA
Input clamp voltage	V_{CL}	5.5		8	V
		-0.7			
Input threshold voltage	V_{NTH}	1		3.5	V
DD O package on ly					
Operating supply current	I_S		10	25	μA
			25	65	μA
Supply clamp voltage	V_{SCL}	5.5		8	V
		-0.7			
Log c Input O package on ly					

Parameters	Symbol	Mn	yp	Max	Volt	Comments
High-level input current	I_{IH}			10	μA	$V_{IN} = 2.2V$
Input hysteresis voltage	$V_{(hyst)}$	0.13			V	
Input clamp voltage	V_{CL}	5.5		8	V	$I_{IN} = 1mA$
		-0.7				$I_{IN} = -1mA$
Status and control O package only						
Status low output voltage	V_{STAT}			0.5	V	$I_{STAT} = 1mA$
Status leakage current	I_{STAT}			10	μA	$V_{STAT} = 5V$
Status pin input capacitance	C_{STAT}			100	pF	$V_{STAT} = 5V$
Status clamp voltage	V_{STCL}	5.5		8	V	$I_{STAT} = 1mA$
		-0.7				$I_{STAT} = -1mA$
short circuit to ground detection O package only						
short circuit to ground OFF-state voltage detection threshold	V_{SCGTH}	1.1	1.2	1.4	V	$V_{IN} = 0V$
Delay between INPUT falling edge and STATUS falling edge in short circuit to ground condition	$t_{d(STAT)}$		225		μs	$I_{OUT} = 0A$
watching characteristics						
Turn-on delay time	$t_{d(ON)}$		9		μs	$R_L = 13\Omega, V_C = 13V$
Turn-off delay time	$t_{d(OFF)}$		9		μs	$R_L = 13\Omega, V_C = 13V$
Rise time	t_r		9		μs	$R_L = 13\Omega, V_C = 13V$
Fall time	t_f		5		μs	$R_L = 13\Omega, V_C = 13V$
Switching energy losses at turn-on	W_{ON}		26		μJ	$R = 13\Omega, V_C = 13V$
Switching energy losses at turn-off	W_{OFF}		23		μJ	$R = 13\Omega, V_C = 13V$
Protection and diagnostics						
DC short-circuit current	I_{lim}	1.6	2.5	3	A	$V_S = 13V, V_D = V_N = 5V$
Shutdown temperature	T_{TSD}	150	175	200	$^{\circ}C$	
Reset temperature	T_R	$T_{RS} + 1$	$T_{RS} + 5$		$^{\circ}C$	
Thermal reset of STATUS	T_s	135			$^{\circ}C$	
Thermal hysteresis ($T_{SD} - T_R$)	T_{HYST}		7		$^{\circ}C$	
Dynamic temperature	ΔT_J		40		$^{\circ}C$	$T_j = -40^{\circ}C, V_C = 13V$
Dynamic temperature hysteresis	$\Delta T_{J(HYS)}$		15		$^{\circ}C$	

6.2. Typical Performance Characteristics

True table

Conditions	Input	Drain	Status
Normal operation	L	H	H
	H	L	H
Current limitation	L	H	H
	H	X	H
Over-temperature limitation	L	H	H
	H	H	L
VDD under-voltage	L	H	X
	H	H	X
Short circuit to ground	L	L	L
	H	L	H

Switching characteristics




Figure 6.2.2 NSD11416-Q1 Switching Characteristics

Protect ons

Current Limitation

NSD11416-Q1 has current limitation to protect the silicon and bonding wire in case of overload or short circuit to battery.

Thermal Shutdown and Thermal Switching

This device has both absolute and dynamic temperature protection. There are two thermal sensors on the controller and the MOSFET, the one on the MOSFET is the hottest and the one on the controller is the coldest. The absolute temperature protection is to shut down the MOSFET when the hottest junction temperature exceeds the T_{SD} , and the dynamic temperature protection is also to shut down the MOSFET when the temperature difference between the hottest and the coldest exceeds ΔT_J .


Application information

Figure 8.1 NSD11416-Q1SPR application schematic




Figure 8.2 NSD11416-Q1STBR application schematic


MCU I/O protection

NSD11416 has Zener diodes inside for ESD protection and the intrinsic NPN parasitic bipolar, so that resistors for protection are necessary in series with the digital inputs to limit the current to protect MCU I / Os during transient and reverse battery conditions.

The value of resistors for protection can be calculated by the formula as shown below:



Package Information

O package information





Packaging Information

Outer Packaging Information



10.2.SOT223 pac a!in! information



Ordering Information

Part Number	Package	ML	PQ
NSD11416-Q1SPR	SO-8	3	25 00
NSD11416-Q1STBR	SOT223	3	25 00

Note: All packages are ROHS compliant with peak reflow temperature of 260° C according to the JEDEC industry standard classifications and peak solder temperature.

Revision History

revision	Description	Date
1.0	Initial version	2024/1/31
1.1	Update description	2024/3/15
1.2	Update “short circuit to ground OF F-state voltage detection threshold” max value	2024/4/7

IMPO AN NO ICE

The information given in this document (the “ Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’ s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’ s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’ s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “ AS IS” basis, and intended only for skilled developers designing with NOVOSENSE’ products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’ s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosens.com) .

uzhou NOVOSENSE Electronics Co.,Ltd